

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO. FILING DATE FIRST NAMED INVENTOR ATTORNEY DOCKET NO. CONFIRMATION NO. 09/822,063 03/30/2001 James E. O'Toole MI40-325 9960 EXAMINER 21567 7590 08/26/2004 WELLS ST. JOHN P.S. HOLLOWAY III, EDWIN C 601 W. FIRST AVENUE, SUITE 1300 ART UNIT PAPER NUMBER SPOKANE, WA 99201 2635

DATE MAILED: 08/26/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

1		· · · · · · · · · · · · · · · · · · ·	
		Application No.	Applicant(s)
•		09/822,063	O'TOOLE ET AL.
	Office Action Summary	Examiner	Art Unit
		Edwin C. Holloway, III	2635
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply			
A SH THE - Exte after - If the - If NC - Failu Any	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1. SIX (6) MONTHS from the mailing date of this communication. e period for reply specified above is less than thirty (30) days, a rep to period for reply is specified above, the maximum statutory period into the reply within the set or extended period for reply will, by statut reply received by the Office later than three months after the mailined patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be tir ly within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from e, cause the application to become ABANDONE	mely filed ys will be considered timely. It the mailing date of this communication. ED (35 U.S.C. § 133).
Status			
1) 🏹	Responsive to communication(s) filed on 6-28	3-04.	
•	<u></u>	s action is non-final.	
3)	3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.		
,—			
Disposit	ion of Claims		
4)⊠	☑ Claim(s) <u>253-284</u> is/are pending in the application.		
	4a) Of the above claim(s) is/are withdrawn from consideration.		
5)	☐ Claim(s) is/are allowed. ☑ Claim(s) <u>253-284</u> is/are rejected. ☐ Claim(s) is/are objected to.		
6)⊠			
7)			
8)	Claim(s) are subject to restriction and/o	or election requirement.	
Applicati	on Papers		•
9) The specification is objected to by the Examiner.			
10)) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.		
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a). Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).		
11)	The oath or declaration is objected to by the E	xaminer. Note the attached Office	Action or form PTO-152.
Priority ι	under 35 U.S.C. § 119		
a)l	Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).		
* S Attachmen	See the attached detailed Office action for a list	of the certified copies not receive	ed.
	e of References Cited (PTO-892)	4) Interview Summary	
3) 🔲 Inforr	e of Draftsperson's Patent Drawing Review (PTO-948) mation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate Patent Application (PTO-152)

Art Unit: 2635

EXAMINER'S RESPONSE

1. In response to applicant's amendment filed 6-28-04, all the amendments to the specification and claims have been entered. The examiner has considered the new presentation of claims and applicant's arguments in view of the disclosure and the present state of the prior art. And it is the examiner's opinion that the claims are unpatentable for the reasons set forth in this Office action:

Terminal Disclaimer

2. The terminal disclaimer filed on 6-28-04 disclaiming the terminal portion of any patent granted on this application which would extend beyond the expiration date of 6466638 has been reviewed and is accepted. The terminal disclaimer has been recorded.

Claim Rejections - 35 USC § 102 & 103

- 3. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 4. Claim 253 is rejected under 35 U.S.C. 102([]) as being anticipated by Partyka (US 5121407).

Partyka discloses a communication system with a transmitter circuitry having a phase locked loop (PLL) 100 outputting a carrier 111 including a voltage controlled oscillator (VCO) 110, to multiply the frequency of a digital clock 124 by a multiple M

Art Unit: 2635

and control circuitry 120 to maintain a frequency. The circuitry includes a divider 122 to divide the multiplied frequency by M. See fig. 1 and col. 6 lines 1-49 and col. 8 lines 58-66.

5. Claim 253-255, 260, 263, 266-269, 272-273 and 280-282 are rejected under 35 U.S.C. 103(a) as being unpatentable over Partyka (US 5121407) as applied above and Sutardja (5576647).

Partyka was discussed above.

Sutardja discloses an CMOS PLL with quadrature output that can function as a frequency synthesizer desirable for use in analogous art RF communications. The PLL includes phase detector 110 connected to a charge pump 120 to a passive loop filter 124 to a voltage controlled oscillator 128 to a counter/divider 130 back to the phase detector 110. The counter 106 may be eliminated in which case the reference signal REF is input directly to the phase detector and the PLL would provide an output CLKOUT of the reference REF multiplied by the predetermined number of the counter/divider 130 to provide the desired output frequency. This circuit is very similar to that of Irwin, discussed below, with the addition of being a monolithic CMOS PLL with a quadrature VCO. See fig. 2, col. 2 lines 31-54, col. 3 lines 36-67 and col. 4 line 54 - col. 5 line 21.

Art Unit: 2635

Regarding claim 253, CMOS integrated circuit (IC) was not given weight in the rejection made above because it was only in the preamble. If CMOS IC is given weight, then it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included the CMOS IC PLL of Sutardja in the transmitter of Partyka in order to provide advantages such as low power, low cost, high operating frequency, low jitter. The combination is suggested by Partyka disclosing an RF transmitter PLL with IC's in col. 6 line 33 and Sutardja discloses a PLL with quadrature outputs for RF applications in col. 2 line 17 and col. 3 line 60.

Regarding claim 254, Partyka includes phase detector 120 and loop filter 118. Partyka lacks a charge pump, but Sutardja discloses a charge pump for a PLL. See the title. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have include the charge pump of Sutardja in the combination applied above for the reasons applied above and because the charge pump of Sutardja includes advantages such as accurate operation at very low current and high frequency in col. 2 lines 14-21.

Regarding claim 255, Partyka lacks plural VCO outputs separate by phase, but Sutardja discloses a VCO with in-phase and quadrature outputs (separated by 90 degrees) for RF

Art Unit: 2635

applications. See the abstract col. 1 line 50, col. 2 line 17 and col. 9 line 20. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have include the in-phase and quadrature VCO outputs of Sutardja in the combination applied above for the reasons applied above and because the quadrature output would have been useful with the RF transmitter of Partyka such as for quadrature modulation.

Claim 260 includes a modulator in addition to the limitations recited in claim 255. Partyka includes a modulator 112 in col. 6 line 47. Therefore, claim 260 is rejected for the same reasons applied above to claim 255.

Claim 263 adds to claim 260 limitations corresponding to claim 254. Therefore, claim 263 is rejected for the same reasons applied above to claim 254 and 255.

Claim 266 corresponds to claim 253 with the addition of the control circuit providing comparison and pump up/down to a charge pump. These additions are provided by the phase detector 110 and charge pump 120 in fig. 1 of Sutardja and would have been obvious for the reasons applied above to claim 254.

Regarding claims 267-268 the loop filter and charge pump would have been obvious for the same reasons applied to claim 254.

Regarding claim 269, Partyka discloses a binary divider or

Art Unit: 2635

modulus prescaler 122 that divides by the predetermined multiple M. The choice of M in example described in col. 16 is M=128=16x8. Therefore the predetermined multiple M at least comprises 16. Further, dividing by only 16 would have been obvious because any power of two (M=2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, etc.) may have been chosen as long a multiplying the reference frequency from the reference oscillator by the value of M would produce the desired carrier frequency.

Claim 272 corresponds to claim 266 with the addition of the limitations of claim 255. Therefore, claim 272 is rejected for the same reasons applied above to claim 266 and 255.

Regarding claim 273, Partyka discloses a binary divider or modulus prescaler 122 that divides by the predetermined multiple M. The choice of M in example described in col. 16 is M=128=16x8. Therefore the predetermined multiple M at least comprises 16. Further, dividing by only 16 would have been obvious because any power of two (M=2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, etc.) may have been chosen as long a multiplying the reference frequency from the reference oscillator by the value of M would produce the desired carrier frequency.

Claim 280 corresponds to claim 266 with the addition of the limitations of claim 260. Therefore, claim 280 is rejected for the same reasons applied above to claim 266 and 260.

Art Unit: 2635

Regarding claims 281 the VCO of Sutardja includes transistor stages in figs. 4-17. If variable resistance is not clear in these figures, then please not the variable resistance 308 in fig. 3. It would have been obvious to one of ordinary skill in the art at the time the invention was made to have to have included these in the combination applied above for advantages such as reducing jitter.

Regarding claim 282 the loop filter and phase-frequency detector would have been obvious for the same reasons applied to claim 254.

6. Claim 256-257, 274-277 are rejected under 35 U.S.C. 103(a) as being unpatentable over Partyka (US 5121407) and Sutardja (5576647) as applied above and further in view of Nystrom (US 5412351).

Regarding claims 256-257, 274-277, Partyka includes a multiplier 112 for modulation, but does not specify Gilbert cells.

Applicant admits on pages 208-210 that four quadrant Gilbert cell multipliers and CMOS Gilbert cell doublers are well known.

Nystrom discloses a quadrature oscillator network with multiple oscillator inputs separated by phase and input to a

Art Unit: 2635

plurality of connected Gilbert cells. See fig. 8 and col. 10.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have included the Gilbert cell multipliers/doublers of claims 256-257, 274-277 in the combination applied above because Nystrom discloses these for quadrature modulation that is suggested by the multiplier functioning as a modulator in Partyka. Further, CMOS doublers would have been obvious because the admitted prior art includes CMOS Gilbert cell doublers which would have provided the advantages of an all CMOS transmitter such as reduced power and simpler manufacturing suggested by the inclusion of CMOS in Sutardja. The inclusion of phase angle spaced inputs to the doublers would have been obvious in view of the four quadrants in the admitted prior art or multiple phase inputs in Nystrom in order to provide quadrature or symmetrical operation.

7. Claim 258-259, 264-265, 270-271, 278-279 and 283-384 are rejected under 35 U.S.C. 103(a) as being unpatentable over Partyka (US 5121407) and Sutardja (5576647) as applied above and further in view of Hogeboom (US 5334951).

The above applied prior art includes all the claimed limitations except for the two charge pumps controlled with different steps.

Art Unit: 2635

Hogeboom discloses a PLL with two charge pumps (230, 230') controlled for coarse and fine adjustment steps. See fig. 7 and cols. 8-9 and the abstract.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to have included in the combination applied above the two charge pumps controlled in different steps such as the coarse and fine adjustments disclosed in Hogeboom for more stable and predictable performance.

8. Claim 261-262 are is rejected under 35 U.S.C. 103(a) as being unpatentable over Partyka (US 5121407) and Sutardja (5576647) as applied above and further in view of Necoechea (US 5191295).

Necoechea discloses a phase shift vernier with a PLL as in applicant's invention including a VCO with 8 phase outputs for quadrature modulation. See fig. 3 and col. 4 line 43 - col. 6 line 11.

Regarding claim 261, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have included the VCO with 8 phase outputs in the PLL of the combination applied above in order to provide outputs for quadrature modulation.

Page 10

Art Unit: 2635

Regarding claim 262, Partyka discloses a binary divider or modulus prescaler 122 that divides by the predetermined multiple M. The choice of M in example described in col. 16 is M=128=16x8. Therefore the predetermined multiple M at least comprises 16. Further, dividing by only 16 would have been obvious because any power of two (M=2, 4, 8, 16, 32, 64, 128, 256, 512, 1024, etc.) may have been chosen as long a multiplying the reference frequency from the reference oscillator by the value of M would produce the desired carrier frequency.

Response to Arguments

9. Applicant's arguments filed 6-28-04 have been fully considered but they are not persuasive. Applicant argues that the divisor of the reference oscillator in Partyka is changed from M to M+1 to change the frequency of data by odd multiples of N/2*Ts, Partyka does not teach that the divider divides by the same multiple that the VCO multiplies the clock by. The examiner disagrees because the carrier frequency (output of the VCO) of the first packet is MFr when the divisor is M in col. 8 lines 61-64 and Fr is the frequency of the reference oscillator 124 or digital clock input the vco in col. 10 line 62-63. Since the output (MFr) of the VCO is M times the input frequency (MFr), the multiple that the VCO multiplies by is M (multiple =

Page 11

Art Unit: 2635

divisor = M). This is sufficient for claims that "comprise" a VCO that is "configured" multiply by a predetermined multiple and a divider "configured" to divide by the same multiple. Partyka also has the additional capability to change the divisor to (M+1) for the second data packet where the frequency is (M+1) (Fr+df) or Fr+(M+1)*df higher in col. 8 lines 64-67 and the reference oscillator input to the vco is Fr+df. For the second packet, the divisor is M+1, the reference or input clock frequency is Fr+df and the output frequency is (M+1)(Fr+df). Therefore the multiple = divisor = M+1. This also meets the limitations of claim 1. Although the frequency and divisor changes from the first packet to the second packet, the multiple is still the same as the divisor. If applicant does not understand this, then it is sufficient that Partyka "comprises" a VCO and divider that are "configured" to provide the limitations of applicant's claims (divisor same a multiple) during operation to produce the first packet regardless of the additional capability to allow a second packet having a carrier frequency different from the first packet.

CONTACT INFORMATION

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through

Art Unit: 2635

Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact an Electronic Business Center (EBC) representatives at 703-305-3028 or toll free at 866-217-9197 between the hours of 6 a.m. and midnight Monday through Friday EST, or by e-mail at ebc@uspto.gov. The Patent EBC is a complete customer service center that supports all Patent e-business products and service applications. Additional information is available on the Patent EBC Web site at http://www.uspto.gov/ebc/index.html.

Any inquiry of a general nature should be directed to the Technology Center 2600 receptionist at (703) 305-4700 or TC 2600 Customer Service at (703) 306-0377.

Facsimile submissions may be sent via fax number (703) 872-9306 to customer service for entry by technical support staff. Questions regarding fax submissions should be directed to customer service voice line (703) 306-0377.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Edwin C. Holloway, III whose telephone number is (703) 305-4818. The examiner can normally be reached on M-F (8:30-5:00). If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Michael Horabik can be reached on (703) 305-4704.

EH 8/24/04 EDWIN C. HOLLOWAY, III PRIMARY EXAMINER ART UNIT 2635 Page 12